


Mina Collins Testan

Karl Grabe
Apple Computer Inc..
Mail Stop: 22L, 20525 MARIANI AVE
CUPERTINO, CALIFORNIA 95014
USA

SYS TEST

replace



NOTE: UNLESS OTHERWISE SPECIFIED

REV.	ZONE	ECO #	REVISION	APPD

TOLERANCES
UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN INCHES.

DECIMALS .X ± —
.XX ± —
.XXX ± —

ANGLES XX.X ± —

FRACTIONS ± —

DIMENSIONS IN PARENTHESIS
ARE IN MILLIMETERS.

ITEM	QTY	PART NUMBER	DESCRIPTION

apple computer inc.

TITLE BOARD TEST CABLE CONFIGURATION

SIZE B DRAWING NUMBER TSKA 0022

SCALE: 1/2 approx SHEET OF

THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

NEXT ASSY.

FINISH:

DRAWING NUMBER 111 OF 111

A

4




3

2

1

REV	ZONE	ECO #	REVISION	APPD

NOTE: UNLESS OTHERWISE SPECIFIED Front Desk Bus and Video Connector Not Shown.



ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DECIMALS .X ± _____ .XX ± _____ .XXX ± _____ ANGLES XX.X ± _____ FRACTIONS ± _____ DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.			apple computer inc. TITLE WIRING DIAGRAM SYSTEM TEST CONNECTOR ASSEMBLY
DRAWN BY Mike Collins 12/18/85			
CHECKED BY _____ DATE _____			
APPROVED BY _____ DATE _____			
MATERIAL: _____			SIZE B
NEXT ASSY. FINISH: _____			DRAWING NUMBER TSKA0024
SCALE: _____			SHEET / OF /

DRAWING NUMBER SH OF

4

3

2

1

BDTEST

4



3

2

1

REV.	ZONE	ECO #	REVISION	APPD

NOTE: UNLESS OTHERWISE SPECIFIED



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DECIMALS .X ± — .XX ± — .XXX ± — ANGLES XX.X ± — FRACTIONS ± — DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.			apple computer inc. TITLE BOARD TEST CABLE CONFIGURATION
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	
MATERIAL:			SIZE B
DRAWING NUMBER TSKA 0022			
SCALE: 1/2 approx			SHEET OF

NEXT ASSY.

FINISH:

SCALE: 1/2 approx

SHEET OF

4

3

2

1

DRAWING NUMBER SH OF

ACXRAMT57



NOTE: UNLESS OTHERWISE SPECIFIED

D


C

B

A



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING



REV	ZONE	ECO #	REVISION	APPD
-----	------	-------	----------	------

ITEM	QTY	PART NUMBER	DESCRIPTION
<p>TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.</p> <p>DECIMALS .X ± _____ .XX ± _____ .XXX ± _____</p> <p>ANGLES XX.X ± _____</p> <p>FRACTIONS ± _____</p> <p>DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.</p>			<p>apple computer inc.</p> <p>TITLE <i>Aux Memory Test Card</i></p> <p>SIZE B DRAWING NUMBER 7SKA 0001.</p> <p>SCALE: SHEET 2 OF 2</p>
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	
MATERIAL:			
NEXT ASSY. FINISH:			

TO: Randy Carr

FROM: Mike Collins

12/17/85

SUBJECT: Aux Ram Slot Test guidelines.

TSKA 0023

=====

OVERVIEW:

The card contains ram and a bank of softswitches for testing the auxillary memory slot functionally. There is a 64K by 8 bit memory on the board mapped into the memory space as documented below. To control the mode of the card there is a bank of 32 soft switches that allow the test to be switched into various modes. The philosophy is to test the slot by feeding addresses back into the data bus from the address bus. The softswitches control which byte of the address field is read onto the data bus and there is a mode where the card will act like a ram such that a memory diagnostic can be done.

SOFTSWITHES:

The softswithes can be accessed in any bank of ROM that decodes to the auxillary memory space. I used F0 to check out the card. The first 32 (1F in hex) addresses in the ROM bank, address the soft swithes. All even addresses clear the swithes. After power up it is a good idea to address each of the even addresses in the first 32 to clear the switches. After this the switches can be set as needed. The function of each odd switch is documented below. The even address below these odd addresses will clear the switch:

ADDRESS	FUNCTION
01	NU
03	Select RAM mode of operation. Must be turned on for card to act like a RAM.
05	RAS LSBY. Card reads back RAS address when a read is done from a RAM bank in AUX space.
07	CAS LSBY. Reads back CAS address. This includes some bank address information. See below.

09	RAS MSBY. Reads back Upper RAS address. This has the upper 2 bits of the RAS address.
0B	CAS MSBY. Reads back upper 2 bits of CAS.
0D	ROM LSBY. Reads back first 8 bits
0F	ROM MSBY. Reads back 2nd 8 bits.
11	RSEL AND RW. Reads back bank select Returns RAM bank address. RW will always be in read position.
13	MEMSIZE Forces mem.size = 256K changes the bank map.
15	BANK ADDRESS. Reads back the bank address that comes down the data bus during the access cycle when PH2 is high. Used for reading ROM bank select.

All of the above modes must be cleared before another one can be selected. The only exception is the MEMSIZE bit which can be in either position.

BANK ADDRESS:

Bank address for ram varies depending on MEM SIZE bit. The least significant 8 bits of address are presented to the card using the RAS falling edge. The other addresses are not so straight forward. The use of diagrams is the only way to explain the address mapping situation.

9 Bit address field or 256K ram mode. Set MEMSIZE = 1. The address field looks like:

$$\begin{array}{cccccccc} \text{RAS} & 2^8 & 2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\ \text{CAS B1} & 2^{15} & 2^{14} & 2^{13} & 2^{12} & 2^{11} & 2^{10} & 2^9 & & \text{B0} \end{array}$$

The right most 8 bits are presented to the data bus by RAS LSBY and CAS LSBY softswitches (05 or 07 swithes). B2 is ignored in this mode but the card presents B2 to the bus in the D1 data position when the CAS MSBY (soft switch 0B) is read. This signal is simply not wired in the current version of the 256 memory card. B4 and B3 are in the Row select word. That is the word that is read back after soft switch 11 is set. The format of the CAS MSBY word is:

X X X X X X B2 B1

And the format of the Row select word is:

0 1 0 1 0 B4 B3 1

The least significant bit is actually the position of the RW line; since it is impossible to read from the card when the RW line is in a state other than the read state we always sense a 1.

10 bit address field on 1 meg ram mode. MEM SIZE = 0.
The address field is:

RAS 2⁹ 2⁸ 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰
CAS B2 B1 2¹⁵ 2¹⁴ 2¹³ 2¹² 2¹¹ 2¹⁰ B3 B0

As before the RAS LSBY and CAS LSBY words will feed back the right most 8 bits. The 2 bits on the left are available from RAS and CAS MSBY. The format of the Row select word is the same as before except B4 and B5 appear in the bit positions D1 and D2.

0 1 0 1 0 B5 B4 1

ROM SPACE:

Rom addresses can be read back by setting the appropriate switches and getting the address on the bus. The only complication is that one should avoid using the first addresses because it could possibly affect the position of the soft swithes.

EXAMPLES:

With MEM SIZE = 1 (9 bit address field)

CAS LSBY is even for even banks and odd for odd banks.
That is B0 is 1sbit.

B1 comes out as Msbit.

The Row select word works as follows:

read from bank 02	read 51
read from bank 03	read 51
read from bank 04	read 53
read from bank 05	read 53 ?
read from bank 06	read 53
read from bank 07	read 53
read from bank 08	read 55
	09 55
	0A 55
	0B 55
	0C 57

0D	57
0E	57
0F	57
10	51
20	51
30	51
3F	57

Because B1 is ignored by the test card, the ram card does not distinguish between adjacent 256 word blocks. Therefore the second 256 word block is a copy of the first. The memory map continues up to 128K above 020000 (in Hex). Bank 03 will be unique from bank 02 because the 64K of ram will be spread over 128K. Since the ram has no bank address decoded to chip select it all banks above in the RAM memory map will be copies of banks 02 and 03. There doesn't have to be a detailed diagnostic of all this space but a reasonably complex combination of addresses and bank addresses should be tried such that the hardware is proven to be free of shorts, opens and pattern sensitivities.



MEM SIZE = 0 EXAMPLES:

Since B3 is brought into the second position of CAS we change the way that the on board memory maps. In this case we keep 256 word unique blocks. This time there will be four blocks of 256 words that are tied together. We will observe unique ram locations in 256 words out of each 1024. The bank address lines B1 and B2 are ignored. Therefore there will be 4 64K word copies between unique ram blocks. That is banks 02 03 04 and 05 will be mirrored by 06 07 08 and 09.

NOTE: UNLESS OTHERWISE SPECIFIED


PAL1 & PAL3 ARE DRAWN ON SCHEMATIC

REV.	ZONE	ECO #	REVISION	APPD



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.		DRAWN BY	DATE
DECIMALS .X ± _____ .XX ± _____ .XXX ± _____		CHECKED BY	DATE
ANGLES XX.X ± _____		APPROVED BY	DATE
FRACTIONS ± _____ DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.		RELEASED BY	DATE
MATERIAL:		SIZE	DRAWING NUMBER
NEXT ASSY. FINISH:		B	TSKA 0026
SCALE:		SHEET 2 OF 2	



TITLE PAL EQUATIONS AND LOGICAL EQUIVALENTS AUX MEM TESTER

DRAWING NUMBER SH OF

4

3

2

1

4



3

2

1

REV	ZONE	ECO #	REVISION	APPD

NOTE: UNLESS OTHERWISE SPECIFIED



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DECIMALS .X ± _____ .XX ± _____ .XXX ± _____ ANGLES XX.X ± _____ FRACTIONS ± _____ DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.			 TITLE LAYOUT: EXTENDED MEMORY BD
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	DRAWING NUMBER TSKA 0031
MATERIAL:			SCALE:
NEXT ASSY. FINISH:			SHEET / OF /

4

3

2

1




D
C
DRAWING NUMBER
SH OF

A

DMA B/D

OTE: UNLESS OTHERWISE SPECIFIED

REV.	ZONE	ECO #	REVISION	APPD
------	------	-------	----------	------



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
<p>TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.</p> <p>DECIMALS .X ± — .XX ± — .XXX ± —</p> <p>ANGLES XX.X ± —</p> <p>FRACTIONS ± —</p> <p>DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS</p> <p>MATERIAL:</p>			
DRAWN BY		12/5/75 PATE	
CHECKED BY		MIKE COLLINS	
APPROVED BY		DATE	
RELEASED BY		DATE	
TITLE			DMA CONTROL + SIGNATURE CARD SLOT N TC
SIZE	DRAWING NUMBER		
B	TSKA 0017		
SCALE:	SHEET 1 OF 1		

4



3

2

1

NOTE: UNLESS OTHERWISE SPECIFIED

REV.	ZONE	ECO #	REVISION	APPD



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DECIMALS .X ± _____ .XX ± _____ .XXX ± _____ ANGLES XX.X ± _____ FRACTIONS ± _____ DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.			 apple computer inc. TITLE PARTS PLACEMENT FOR DMA CARD
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	SIZE
MATERIAL:		DRAWING NUMBER	
NEXT ASSY.		B TSKA 0019	
FINISH:		SCALE:	SHEET / OF /

4

3

2


1

D
C
DRAWING NUMBER
SH
OF
A

SIG CONTR

NOTE: UNLESS OTHERWISE SPECIFIED

REV.	ZONE	ECO #	REVISION	APPD



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.	DRAWN BY <i>Mike Collins</i>	DATE <i>2/5/85</i>
DECIMALS .X ±	CHECKED BY	DATE
.XX ±	APPROVED BY	DATE
.XXX ±	RELEASED BY	DATE
ANGLES XX.X ±		
FRACTIONS ±		
DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.		

apple computer inc.

TITLE *DMA CONTROL 4*
SIGNATURE CARD *2007 TC*
Get help! He 5

SIZE B	DRAWING NUMBER TSKA 0016
SCALE:	SHEET 1 OF 2

D
C
DRAWING NUMBER
SH OF


```

1 PAL16R4
2 4 BIT COUNTER WITH RS LATCH TO CREATE START AND STOP FOR SIGNATURE
3 ANALYSIS. COUNTER DECODES THE EVENT THAT SYNC IS LOW FOR MORE THAN
4 4 PH0 PERIODS.
5 BPH0 PH0 SYNC END M7 M14 NU7 NU8 NU9 GND EN /START /STOP /C0 /C1 /C2 /C3
  NU18 NU19 VCC
6 C0 := /C0*/SYNC
7 C1 := /C0*C1*/SYNC+C0*/C1*/SYNC
8 C2 := C0*C1*/C2*/SYNC+/C0*C2*/SYNC+/C1*C2*/SYNC
9 C3 := C0*C1*C2*/C3*/SYNC+/C0*C3*/SYNC+/C1*C3*/SYNC+/C2*C3*/SYNC
10 STOP = C0*/C1*/C2*C3*/PH0+START
11 START =/END+STOP
12 DESCRIPTION

```

```

1 PAL16R6
2 6 BIT COUNTR
3
4
5 A BS S B3.5D NU5 BM14 BM7 B0 B1 GND EN END /C0 /C1 /C2 /C3 /C4 /C5 SIGC V
  CC
6
7 C0 := /C0*S
8 C1 := /C0*C1*S+C0*/C1*S
9 C2 := C0*C1*/C2*S+/C0*C2*S+/C1*C2*S
10 C3 := C0*C1*C2*/C3*S+/C0*C3*S+/C1*C3*S+/C2*C3*S
11 C4 := C0*C1*C2*C3*/C4*S+/C0*C4*S+/C1*C4*S+/C2*C4*S+/C3*C4*S
12 SIGC = /B1*/B0*/BM7+/B1*B0*/BM14+B1*/B0*/BS+B1*B0*/B3.5D
13 C5:=C0*C1*C2*C3*C4*/C5*S+/C0*C5*S+/C1*C5*S+/C2*C5*S+/C3*C5*S+/C4*C5*S
14 END = C0*C1*C2*C3*C4*C5*/BS
15 DESCRIPTION

```

Mike Collins
 1/3/86

PAL EQUATIONS AND
 LOGICAL EQUIVALENTS
 DMA CONTROL BOARD

TSKA 0027

PG 1 of 2

4

3



2

1



REV.	ZONE	ECO #	REVISION	APPD

NOTE: UNLESS OTHERWISE SPECIFIED
 4 BIT COUNTER PAL

6 BIT COUNTER PAL



ADDITIONAL FUNCTION
 OF 6 BIT CNTR
 SELECTS 1 of 4 clocks



THIRD ANGLE PROJECTION
 DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DECIMALS .X ± _____ .XX ± _____ .XXX ± _____ ANGLES XX.X ± _____ FRACTIONS ± _____ DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.			 TITLE PAL EQUATIONS AND LOGICAL EQUIVALENTS DMA CONTROL BD
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
MATERIAL:		RELEASED BY	DATE
NEXT ASSY.	FINISH:	SCALE:	DRAWING NUMBER B TSKA 0027 SHEET 2 OF 2

4

3

2

1

DRAWING NUMBER SH OF

A

4

3

2

1

REV.	ZONE	ECO #	REVISION	APPD



NOTE: UNLESS OTHERWISE SPECIFIED

D

C

3

A



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DECIMALS .X ± _____ .XX ± _____ .XXX ± _____ ANGLES XX.X ± _____ FRACTIONS ± _____ DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.			DRAWN BY <i>Mike Collins</i>
CHECKED BY _____			DATE <i>12/10/85</i>
APPROVED BY _____			DATE _____
RELEASED BY _____			DATE _____
MATERIAL: _____			TITLE apple computer inc. <i>DMA CONTROL & SIGNATURE CARD LAYOUT DRAWING</i>
NEXT ASSY. FINISH: _____			SIZE B
SCALE: _____			DRAWING NUMBER <i>TSKA 0018</i>
SHEET 1 OF 1			SHEET 1 OF 1

4

3

2

1

To: KC Tan

From: Mike Collins

1/5/86

Subject: Changes in softswitches in signature tree.

Because of the differences in the new product from the Apple IIE, several changes have been made from the previous assignments in the signature relay tree. As before the banks are selected by doing a memory access, usually a LDA, to \$COF2, \$COF3, \$COF4 to get Bank 1, Bank 2, and Bank 3 respectively. The new assignments follow the old as much as possible.

Bank 1

\$COF8	7M (FREQ)
\$COF9	Q3 (FREQ)
\$COFA	PHO (FREQ)
\$COFB	CREG (FREQ)
\$COFC	SYNC (?)
\$COFD	TXDA (SIGNATURE)
\$COFE	TXDB (SIGNATURE)

TXDA and TXDB are the serial outputs of the ports J15 and J16. The signature capability is there to use if a diagnostic mode is necessary.

\$COFF	UNASSIGNED
--------	------------

Bank 2:

\$COF8	COMP RED (SIGNATURE)
\$COF9	COMP GREEN (SIGNATURE)
\$COFA	COMP BLUE (SIGNATURE)
\$COFB	UNASSIGNED
\$COFC	3.5D

This signal is here to be used for board test. The VGC can be forced into test mode where 3.5D becomes a clock for composite video.

\$COFD	14M (FREQUENCY)
\$COFE	WRDA (SIGNATURE)

WRDA is the data from the IWM port.

\$COFF	PH1 (FREQUENCY)
--------	-----------------

Bank 3.

\$COF8	UUT 12V
\$COF9	UUT -12V
\$COFA	UUT 5V
\$COFB	UUT -5V
\$COFC	SOUND

Sound can be checked by doing a frequency measurement and a peak to peak

voltage measurement.

\$COFD & \$COFE
\$COFF

UNASSIGNED
NTSC without sync

NTSC without sync will give a signature in the old video modes using 14M as the clock. To get a signature from new video modes the VGC will have to be placed in test mode. 3.5D will give a clock that can be used to take signatures on video. This is true for both composite video and RGB video. (Note that the test point to force VGC test mode is not available at the system level.) I propose that we do new video modes at board test and take signatures on old video modes during system test.

A feature that I added that you may choose to use is a 4 to 1 selector for the clock for signature. The choices are 14M, 7M, Composite SYNC, and 3.5D. The 3.5D I am sure you will use for board test. The slower clocks will allow us to get stable signatures on signals that come through all the cables.

The other features of the board remain the same except for the cable configuration and the way that the start-stop signal is made for signatures.

The PALs I added in place of the 74LS161 will create a start stop window. These are documented elsewhere.

1 PAL12H6
2 PAL1
3 M. COLLINS
4
5 CRAS RASLSBY CCAS CASLSBY PH2 ROMLSBY RASMSBY CASMSBY ROMMSBY GND CRSEL I
LDLSBY LDLSBY NU14 OE ENLSBY NU1 LOADMSBY ENABLE VCC
6
7 $LDLSBY = /CRAS * RASLSBY + /CCAS * CASLSBY + PH2 * ROMLSBY * /CRSEL$
8 $LOADMSBY = /CRAS * RASMSBY + /CCAS * CASMSBY + PH2 * ROMMSBY * /CRSEL$
9 $OE = CRAS * CRSEL + ENABLE * CRSEL$
10 $ENLSBY = /ILDLSBY$
11 DESCRIPTION
12
13
14

1 PAL14L4
2 DECODER
3 M. COLLINS
4
5 CRSEL A4 A5 A6 A7 A8 A9 A10 A11 GND A12 A13 A14 NU1 NU2 E1 E0 A15 PH2 VCC
6 $E0 = /CRSEL * /A4 * /A5 * /A6 * /A7 * /A8 * /A9 * /A10 * /A11 * /A12 * /A13 * /A14 * /A15 * PH2$
7 $E1 = /CRSEL * A4 * A5 * A6 * A7 * A8 * A9 * A10 * A11 * A12 * A13 * A14 * A15 * PH2$
8 DESCRIPTION
9

1 PAL14H4
2 MIKE COLLINS 11/3/85
3 ADDITIONAL PAL TO CONTROL BANK ADDRESS
4 NU
5 BNKADDR CRSEL PH2 RW E0 E1 NU7 NU8 NU9 GND NU11 NU12 NU13 EN0 EN1 BNKEN N
U17 NU18 NU19 VCC
6 $BNKEN = /BNKADDR + CRSEL + /PH2$
7 $EN0 = E0 + RW$
8 $EN1 = E1 + RW$
9 DESCRIPTION


Mike Collins
11/3/86

PAL EQUATIONS
AND LOGICAL
EQUIVALENTS
AUX MEM TESTER

TSKA 0026
PG 1 of 2

NOTE: UNLESS OTHERWISE SPECIFIED

REV.	ZONE	ECO #	REVISION	APPD




0.1uFd bypass of +5V approximately every IC

← Bypass +12V at both DG528s

DRAWING NUMBER

SH OF



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.		DRAWN BY	DATE
DECIMALS .X ± _____		CHECKED BY	DATE
.XX ± _____		APPROVED BY	DATE
.XXX ± _____		RELEASED BY	DATE
ANGLES XX.X ± _____		TITLE DMA CONTROL & SIGNATURE CARD SLOT IC	
FRACTIONS ± _____		DRAWING NUMBER TSK# 0016	
DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.		SCALE:	
MATERIAL:		SHEET 2 OF 2	
NEXT ASSY.	FINISH:		

A

4

3

2

1

4

3

2

1


WUT INT

NOTE: UNLESS OTHERWISE SPECIFIED

KEYBOARD
CONNECTOR J13
26 Pin

REV.	ZONE	ECO #	REVISION	APPD
			REVISION HISTORY ON PG 6	

J18 Mini Din 4Pin
Front Desk Bus




U1 GAME 1/0
16 Pin Dip Socket

R1
6200 1WATT

- 1 SW2 □ TP5
- 2 SW1 □ TP6
- 3 SW0 □ TP7
- 4 +5V □ TP8
- 5 STBL □ TP9
- 6 PDL0 □ TP10
- 7 PDL2 □ TP11
- 8 PDL1 □ TP12
- 9 PD4 □ TP14
- 10 PD3 □ TP15
- 11 AN3 □ TP16
- 12 AN2 □ TP17
- 13 AN1 □ TP18
- 14 AN0 □ TP19
- 15 □ TP20

- 1 Y0 □ TP319
- 2 Y1 □ TP320
- 3 +5V □ TP321
- 4 Y2 □ TP322
- 5 KSW1 □ TP323
- 6 Y3 □ TP324
- 7 KSW0 □ TP325
- 8 Y4 □ TP326
- 9 CAPLOCK □ TP327
- 10 Y5 □ TP328
- 11 CNTRL □ TP329
- 12 Y6 □ TP330
- 13 GND □ TP331
- 14 X0 □ TP332
- 15 □ TP333
- 16 X2 □ TP334
- 17 X7 □ TP335
- 18 X1 □ TP336
- 19 X5 □ TP337
- 20 X3 □ TP338
- 21 X4 □ TP339
- 22 Y9 □ TP340
- 23 Y6 □ TP341
- 24 SHIFT □ TP342
- 25 Y7 □ TP343
- 26 X6 □ TP344

NO ORIENTATION MARK!




THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING



ITEM	QTY	PART NUMBER	DESCRIPTION
<p>TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.</p> <p>DECIMALS .X ± _____ .XX ± _____ .XXX ± _____</p> <p>ANGLES XX.X ± _____</p> <p>FRACTIONS ± _____</p> <p>DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.</p>			<p>apple computer inc.</p> <p>TITLE UUT INTERFACE BOARD</p> <p>SIZE B DRAWING NUMBER TSKA0013</p>
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	
MATERIAL:			
NEXT ASSY.	FINISH:		SCALE: SHEET / OF 6

NOTE: UNLESS OTHERWISE SPECIFIED

REV.	ZONE	ECO #	REVISION	APPD



Pin #	Processor U5	Pin #
1	TP220 TP259	40
2	TP221 TP258	39
3	TP222 TP257	38
4	TP223 TP256	37
5	TP224 TP255	36
6	TP225 TP254	35
7	TP226 TP253	34
8	TP227 TP252	33
9	TP228 TP251	32
10	TP229 TP250	31
11	TP230 TP249	30
12	TP231 TP248	29
13	TP232 TP247	28
14	TP233 TP246	27
15	TP234 TP245	26
16	TP235 TP244	25
17	TP236 TP243	24
18	TP237 TP242	23
19	TP238 TP241	22
20	TP239 TP240	21









THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
<p>TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.</p> <p>DECIMALS .X ± _____ .XX ± _____ .XXX ± _____</p> <p>ANGLES XX.X ± _____</p> <p>FRACTIONS ± _____</p> <p>DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.</p>			<p>apple computer inc.</p> <p>TITLE UIUT INTERFACE BOARD</p> <p>SIZE B DRAWING NUMBER TSKA 0013</p> <p>SCALE: SHEET 2 OF 6</p>
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	
MATERIAL:			
NEXT ASSY. FINISH:			

NOTE: UNLESS OTHERWISE SPECIFIED

REV.	ZONE	ECO #	REVISION	APPD
------	------	-------	----------	------



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING




ITEM	QTY	PART NUMBER	DESCRIPTION
<p>TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.</p> <p>DECIMALS .X ± .XX ± .XXX ± XX.X ±</p> <p>ANGLES FRACTIONS ±</p> <p>DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.</p>			
DRAWN BY		DATE	<p>TITLE UUT INTERFACE BOARD</p> <p>SIZE B DRAWING NUMBER TSKA 0013</p> <p>SCALE: SHEET 3 OF 6</p>
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	
MATERIAL:		NEXT ASSY. FINISH:	

J10 Video Connector
DB15

NOTE: UNLESS OTHERWISE SPECIFIED

REV.	ZONE	ECO #	REVISION	APPD
------	------	-------	----------	------

AUX MEMORY CONNECTOR
44 PIN J20



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
<p>TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.</p> <p>DECIMALS .X ± _____ .XX ± _____ .XXX ± _____</p> <p>ANGLES XX.X ± _____</p> <p>FRACTIONS ± _____</p> <p>DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.</p>			<p>apple computer inc.</p> <p>TITLE IUT INTERFACE BOARD</p> <p>SIZE B DRAWING NUMBER TSKA0013</p>
DRAWN BY Mike Collins		DATE 11/11/85	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	
MATERIAL:			
NEXT ASSY.	FINISH:		SCALE:
			SHEET 4 OF 6

4

3

2

1

D

C

DRAWING NUMBER

SH OF

A

4

3

2


1

SLOT


REV.	ZONE	ECO #	REVISION	APPD

NOTE: UNLESS OTHERWISE SPECIFIED

J14 POWER CONNECTOR



J12 PHONE JACK



I0SEL7	1	TP 248				
A0	2	TP 249				
A1	3	TP 250				
A2	4	TP 251				
A3	5	TP 252				
A4	6	TP 253 OUT1	23	TP 270 WPSK	39	TP 286
A5	7	TP 254 OUT2	24	TP 271 P110	40	TP 287
A6	8	TP 255 +5V	25	TP 272 DEV1	41	TP 289
A7	9	TP 256 D GND	26	TP 273 D7	42	TP 290
A8	10	TP 257 IN2	27	TP 274 D6	43	TP 291
A9	11	TP 258 IM1	28	TP 275 D5	44	TP 292
A10	12	TP 259 NMI	29	TP 276 D4	45	TP 293
A11	13	TP 260 IRQ	30	TP 277 D3	46	TP 294
A12	14	TP 261 RST	31	TP 278 D2	47	TP 295
A13	15	TP 262 INH	32	TP 279 D1	48	TP 296
A14	16	TP 263 -12V	33	TP 280 D0	49	TP 297
A15	17	TP 264 -5V	34	TP 281 +12V	50	TP 298
RW	18	TP 265 CREP	35	TP 282		
SYNCL	19	TP 266 7M	36	TP 283		
I0SB	20	TP 267 Q3	37	TP 284		
RDY	21	TP 268 PHI1	38	TP 285		
DMA	22	TP 269				


ITEM	QTY	PART NUMBER	DESCRIPTION
------	-----	-------------	-------------

TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.	DRAWN BY Mike Collins	DATE 11/1/87
DECIMALS .X ±	CHECKED BY	DATE
.XX ±	APPROVED BY	DATE
.XXX ±	RELEASED BY	DATE
ANGLES XX.X ±		
FRACTIONS ±		
DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.		

apple computer inc.

TITLE
UUT INTER FACE BOARD

SIZE **B** DRAWING NUMBER **TSKA 0013**



THIRD ANGLE PROJECTION DO NOT SCALE DRAWING

NEXT ASSY.	FINISH:	SCALE:	SHEET 5 OF 6
------------	---------	--------	--------------

4

3

2



1

D
C
DRAWING NUMBER
SH OF

A

NOTE: UNLESS OTHERWISE SPECIFIED

REV.	ZONE	ECO #	REVISION	APPD
1		1/29	Add Signature Mux and J1	MBC



ITEM	QTY	PART NUMBER	DESCRIPTION
<p>TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.</p> <p>DECIMALS .X ± — .XX ± — .XXX ± —</p> <p>ANGLES XX.X ± —</p> <p>FRACTIONS ± —</p> <p>DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.</p>			<p>apple computer inc.</p> <p>TITLE UUT INTERFACE Bd</p> <p>DRAWING NUMBER TSKA 0013</p>
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	SIZE B
MATERIAL:			DRAWING NUMBER TSKA 0013
NEXT ASSY. FINISH:			SCALE: SHEET 6 OF 6

4


3

2


1

REV.	ZONE	ECO #	REVISION	APPD

NOTE: UNLESS OTHERWISE SPECIFIED




To slot checker (Slot 3)
pin 1
(use wire-wrap)



To slot checker (Slot 3)
pin 41
(use wire-wrap)

7 - $\frac{1}{2}$
14 - +5V (vec)



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DECIMALS .X ± _____ .XX ± _____ .XXX ± _____ ANGLES XX.X ± _____ FRACTIONS $\frac{\quad}{\quad}$ ± _____ DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.			 TITLE UUT INTERFACE BOARD
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	
MATERIAL:			SIZE B
DRAWING NUMBER			
TASK A0013			
SCALE:			SHEET OF
NEXT ASSY. FINISH:			

D

C

B

A

D

C

B

A




DRAWING NUMBER

SH OF



NOTE: UNLESS OTHERWISE SPECIFIED

ALL 15V 7-1870 COND 7-RH .1uF CAP

REV	ZONE	ECO #	REVISION	A
-----	------	-------	----------	---



	15V	COND
L832	16	8
L804	14	7



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES DECIMALS .X ± _____ .XX ± _____ .XXX ± _____ ANGLES XX.X ± _____ FRACTIONS ± _____ DIMENSIONS IN PARENTHESES ARE IN MILLIMETERS			 TITLE ZEUS KEYBD EMULATOR
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
MATERIAL:		RELEASED BY	DATE
NEXT ASSY. FINISH:		SCALE:	SIZE B
			DRAWING NUMBER 51N0002-A
			SHEET OF

4

3

2

1

ADD TO UUT INTR

- 1 PAL20R4
- 2 UB OF UUT INTERFACE BOARD
- 3 DOES VARIOUS CONTROL FUNCTIONS
- 4 FOR KEYBOARD TEST AND SIGNATURE ANALYSIS
- 5 CLK SIG M7 M14 SYNC D3.5 A3 B0 B1 C6 C7 GND EN E0 E1 E2 NU17 NU18 NU19 NU20 E3 SIG DP VCC
- 6 $DP = SIG*/M7*/B0*/B1+SIG*/M14*B0*/B1+SIG*/SYNC*/B0*B1+/SIG*/D3.5*B0*B1+DP*SIG$
- 7 $+DP*M7*/B0*/B1+DP*M14*B0*/B1+DP*SYNC*/B0*B1+DP*D3.5*B0*B1$
- 8 $SIG0 = DP*M7*/B0*/B1+DP*M14*B0*/B1+DP*SYNC*/B0*B1+DP*D3.5*B0*B1+SIG0*DP$
- 9 $+SIG0*M7*/B0*/B1+SIG0*/M14*B0*/B1+SIG0*/SYNC*/B0*B1+SIG0*D3.5*B0*B1$
- 10 $E0 = C6$
- 11 $E1 = /C6$
- 12 $E2 = C6*C7 + /C6*/C7$
- 13 $E3 = /C6*C7 + C6*/C7$

SCANNED
2022.12.15
K GRABE
CORK

Mike Collins
1/3/86

PAL EQUATIONS AND
LOGICAL EQUIVALENTS
UUT INTERFACE BD

TSKA 0028
PG1 OF 2

4

3


2

1


REV.	ZONE	ECO #	REVISION	APPD
------	------	-------	----------	------

NOTE: UNLESS OTHERWISE SPECIFIED

DATA SELECT FUNCTION





KEYBOARD MATRIX LOGIC SELECTS MATRIX CONNECTION



DECODING

C7	C6	X	Y
0	0	U100N	U110N
0	1	U40N	U120N
1	0	U100N	U120N
1	1	U4	U110N



THIRD ANGLE PROJECTION
DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
<p>TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.</p> <p>DECIMALS .X ± — .XX ± — .XXX ± —</p> <p>ANGLES XX.X ± —</p> <p>FRACTIONS ± —</p> <p>DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.</p>			<p>apple computer inc.</p> <p>TITLE PAL EQUATIONS AND LOGICAL EQUIVALENTS</p> <p>SIZE B DRAWING NUMBER TSKA 002B</p>
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	SCALE:
NEXT ASSY.	FINISH:	SHEET 2 OF 2	

D
C
DRAWING NUMBER
SH OF

4

3

2

1

A

DMA PDL

4

3


2

1


J1 is Slot

REV.	ZONE	ECO #	REVISION	APPD

NOTE: UNLESS OTHERWISE SPECIFIED



Pin 14 of 74LS125 S



THIRD ANGLE PROJECTION DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DECIMALS .X ± _____ .XX ± _____ .XXX ± _____ ANGLES XX.X ± _____ FRACTIONS ± _____ DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.			apple computer inc. TITLE DMA Paddle Board schematic SIZE B DRAWING NUMBER SKA 0020
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	
MATERIAL:			
NEXT ASSY. FINISH:			SCALE: SHEET / OF /

4

3

2

1

D
C
DRAWING NUMBER
SH OF

A

DEVVD

4

3


2

1



NOTE: UNLESS OTHERWISE SPECIFIED

REV.	ZONE	ECO #	REVISION	APPD
------	------	-------	----------	------


Logicboard			J1 DB15	
TP470	RGB8		10	
TP460	RGB4		2	
TP450	RGB2		9	
TP440	RGB1		5	
	GND		1	
			6	
			3	



CREF is picked up on top side of the board



NOTE LOCATION OF connections on Page 2



THIRD ANGLE PROJECTION DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES. DECIMALS .X ± _____ .XX ± _____ .XXX ± _____ ANGLES XX.X ± _____ FRACTIONS ± _____ DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.			 TITLE Board To Add AIE Video Without VGC
DRAWN BY		DATE	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	SIZE
MATERIAL:		DRAWING NUMBER	
FINISH:		B TSKA 0014	
NEXT ASSY.	SCALE:		SHEET 3 OF 3

4

3

2

1

D
C
DRAWING NUMBER
SH OF

A

4


3

2

1

REV.	ZONE	ECO #	REVISION	APPD
1	Pg 1		Use PAL and OSCILLATOR #120/ES	MMR

NOTE: UNLESS OTHERWISE SPECIFIED



Approximately 1/2" standoff G10ptol
 OR similar temporary glue can be used to hold board

TP32 PHO
 TP37M
 U40-85

D

AMP 747408

DB15


SOLDER GND

Logic Board


HERE CALLED OUT
 AS "SHELL GND"
 on schematic

Wiring drops thru hole to
 back side of logic board

C



stand off
 sits between
 C59 AND HOLE




STAND OFF SITES

PAD TO TP3
 PAD TO TP33

Test points are vias with
 circles around them.


Method of adding 0.1 bypass to
 the IC socket

Top View



Axial lead 0.1 lead
 in cavity. Wire wrap
 leads to pins 7+14
 Per schematic

A



THIRD ANGLE PROJECTION
 DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
<p>TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.</p> <p>DECIMALS .X ± _____ .XX ± _____ .XXX ± _____</p> <p>ANGLES XX.X ± _____</p> <p>FRACTIONS ± _____</p> <p>DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.</p> <p>MATERIAL:</p>			
DRAWN BY		DATE	
MB Collins		11/14	
CHECKED BY		DATE	
APPROVED BY		DATE	
RELEASED BY		DATE	
<p>apple computer inc.</p> <p>TITLE Assembly Board To Add AIE Video Without VGC</p>			
SIZE	DRAWING NUMBER		
B	TSK0014		
SCALE:	SHEET 2 OF 2		

NEXT ASSY. FINISH:

4

3

2


1

FDBALIWM

NOTE: UNLESS OTHERWISE SPECIFIED

J1 is 40 Pin edge connector
 J2 is DB19 cable
 J3 is card edge connector

REV.	ZONE	ECO #	REVISION	APPD
1/1			Added Ref Desig IWM Port tester	APL



THIRD ANGLE PROJECTION
 DO NOT SCALE DRAWING

ITEM	QTY	PART NUMBER	DESCRIPTION
TOLERANCES UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.			apple computer inc. TITLE: IWM PORT AND FDB TESTER DRAWING NUMBER: B TSKA 0002 SHEET 1 OF 2
DECIMALS .X ±			
.XX ±			
.XXX ±			
ANGLES XX.X ±			APPROVED BY: DATE:
FRACTIONS ±			RELEASED BY: DATE:
DIMENSIONS IN PARENTHESIS ARE IN MILLIMETERS.			
MATERIAL:			
NEXT ASSY.	FINISH:		SCALE:

DRAWING NUMBER
 SH OF

To: KC Tan, Kari Grabe, Randy Carr

From: Mike Collins

Jan 5, 1986

Subject: New Soft switches For IWM and FDB board.

The new board has a number of control lines that are used other places as well as the FDB port. There are 16 output lines and 8 input lines. There is a bank switching arrangement that allows us to select which group of 8 lines we want to access. To enable a bank we do an access to one of 3 even addresses. To disable that bank we do an access to the odd address above the even address.

The banks are assigned as follows:

Bank 0:

Bank 0 is enabled by accessing $\$C080 + \text{slot number shifted left 4 places}$. To disable simply access the next address above. Bank 0 is a byte of 8 inputs that can be read by reading any address assigned to this slot. There are 16 addresses assigned to each slot. If the programmer chooses to read from the first 6 addresses he will change the bank enable in some way. I suggest that reads be done from the bank number enabled.

Bank 0 currently only has one input assigned; this is the FDBus input path. This is in the D7 location of $\$C080 + \text{slot} * X16$.

Bank 1:

Bank 1 resides at $\$C080 + \text{slot} * X16 + 2$.

This bank has 8 outputs. These are C0 thru C7 and are used only during board test to select a key for the keyboard test. The documentation for the UUT Interface board will explain how to use these lines. These lines go out thru the 40 pin connector to the UUT interface board.

Bank 2:

Bank 2 resides at $\$C080 + \text{slot} * X16 + 4$.

Bank 2 is another set of 8 outputs. The lines corresponding to D0 thru D3 are A0 thru A3. These are used by the UUT Interface board to select one of 16 signatures to be used by the signature tree on the UUT Interface board. This gives us an additional 16 points that we can access over the 24

already on the slot 7 signature control board. This allows the possible future growth into a more diagnostic oriented tester if necessary.



B0 and B1 are used by both the signature control board and the UUT Interface board to select one of 4 clocks for signature. The UUT interface board shifts the output of the signature tree through an edge triggered latch. This pipelining eliminates any concern about propagation time down the cable from the UUT to the test controller.

The Test output goes to the UUT Interface board to force the VGC into test mode.

The last bit in the D7 position is the FDB output. This goes to an open collector device and out to the FDB.


SLOT CHECKER

I/O SLOT TEST CARD




9/27/85

GAME I/O



GAME I/O (OUT SLOT #4)



ACCOPRESS®

25070	YELLOW
25071	BLACK
25072	LIGHT BLUE
25073	DARK BLUE
25074	LIGHT GRAY
25075	LIGHT GREEN
25076	DARK GREEN
25077	TANGERINE
25078	RED
25079	EXECUTIVE RED

WITH WATER RESISTANT

PRESSTEX®

COVERS



ACCO INTERNATIONAL INC.
CHICAGO, ILLINOIS 60619